Abstract -We show that the operational transconductance amplifier (OTA), as the active element in basic bnilding blocks, can be efficiently used for programmable nonlinear continuous-time function synthesis. Two efficient nonlinear function synthesis approaches are presented. The first approach is a ratiossaf approximation and tbe second is a piecewise.linear approach. Test circuits have been fabricated using a 3-pm p-well CMOS process. The flexibility of the designed and tested circuits was confirmed.
I. INTRODUCTION L
ATELY, several authors [1]- [5] have been successfully using the operational transconductance amplifier (OTA) as the main active element in continuous-time active filters. The OTA is a programmable devicel and has only a single high-impedance node, in contrast to conventional op amps. This makes the OTA an excellent device candidate for high-frequency and voltage (or current) programmable analog basic building blocks.
The applicability of OTA'S as components in the design of linear networks has been extensively discussed elsewhere [1], [6] and will not be repeated here.
The objective of this paper is to examine the applicability of OTA'S as the basic elements in the design of non/inear networks. There is not much reported in the literature on the use of OTA'S for designing nonlinear components [7] , [8] . Excellent contributions [9] - [11] , [16] are reported of nonlinear circuits dealing with particular important nonlinear problems. In this paper, rather than try to tackle a specific problem, we focus our attention on a general approach dealing with nonlinear basic building blocks using OTA'S as the main active elements. Nothing special was done to optimize the circuit performance but rather to explore the potential and applicability of the OTA-based nonlinear system approach. Manuscript received February 4, 1989; revised August 8, 1989 A. Rodriguez-Vizquez is with the Departarnento de Electrhica y Electromagnetism, Universidad de SeVilla, 41012 Sevilla, Spain. IEEE Log Number 8931198. 1The out~ut current I,, of an OTA due to a differential irmut u., is 10 = g~,u,d, ;nd g., is a~oltage (current) controllable paramet& [1] ;" [6] , [7] .
We will present a number of nonlinear OTA circuits and will discuss two nonlinear analog function synthesis techniques based on these OTA basic building block elements. One synthesis approach uses rational approximation functions and the other uses a piecewise-linear approximation. Actual circuit implementations will be presented as well as the experimental results from several 3-~m p-well CMOS test prototypes.
II. BASICBUILDINGBLOCKS
In this section we introduce the OTA-based fundamental nonlinear building blocks involved for the synthesis procedures.
A. Multiplier Block
A two-input four-quadrant multiplier has an output current given by
10= KMV1V2
(1)
where the multiplier constant KM has units of amperes per square volt. If VI and Vzcan take any positive or negative sign, the multiplier is called a four-quadrant multiplier. This multiplier is represented in Fig. l(a) . The corresponding OTA-based. implementations are shown in Fig. l(b) and (c). The triangular block labeled a represents a signal attenuator (with an 'attenuation factor a); its function is to equalize the maximum voltage swing of VI and Vz. -V~IAs is the usual-bias control of the OTA. An active attenuator can be implemented in CMOS technology [15] . The signal level in the multiplier is restricted by a few hundred millivolts for VII and V12. Although not indicated in Fig. 1 , assume the power supplies of the OTA'S are V~~and -V~~.The two options of Fig. l(b) and (c) allow us to change the sign of KM. Thus for the circuit of Fig. l(b) we obtain l., = gm,Vl= K ( VII+ Vsw-) '1 and
where K is a process-and geometry-dependent 
(3b)
Therefore, we can make the sign of KM positive or negative.
B. Divider Block
A two-input divider has an output which is the ratio of the two inputs, multiplied by a constant K~with dimensions in volts:
2
A symbol of the divider is shown in Fig. 2(a) , where n and 2We have assumedequal K's and threshold voltages~'s for the OTA'S. d stand for numerator and denominator, respectively. The corresponding circuit implementation using the multiplier symbol is shown in Fig. 2(b) . Analysis yields 11= gmvl
By Kirchhoff's current law (KCL) we obtain
Thus, the resulting output signal is proportional to the ratio of the input signals
Observe that K~can also be either negative or positive and V2 = O is not allowed to avoid output saturation (VO).
A closer look at the circuit of Fig. 2 
Hence, in order for the circuit to be stable, its pole must be in the left-hand plane (LHP), which dictates that 3
A summary of the stability conditions are pictorially indicated by the hyperbolas of Fig. 3 .
C. Squaring and High-Powers (Exponentiation) Blocks
A one-input squarer has an output proportional to the square of the input:
3Observe that we are applying linear treatment to a nonlinear circuit. This linear analysis is valid if for a certain instant t,, Vl(tx) and V, (t ) '( are considered constant; then VOwill eventually reach its solution m ependent of the initial conditions. The implementation of the squarer is obtained by simply using a multiplier with equal inputs, as shown in Fig. 4(a) .
To obtain an exponentiation (raising to a power) circuit with an input Vi and an output to be proportional to~.p, where p is an integer greater than 2, we require (p+ 1)/2 multipliers for p odd and p/2 multipliers for p even. Furthermore, since the proposed multipliers are of the transconductance type, the outputs must be converted into voltages for use as the inputs to subsequent multipliers. This can be done by connecting an equivalent resistor at the output. An equivalent resistor using an OTA [5] , [6] is implemented by connecting the output to the negative OTA input and grounding the positive OTA input. An example for p = 3 is shown in Fig. 4(b) . It should be evident that a similar procedure can be followed to obtain an exponentiation of any order p; this is symbolically illustrated in Fig. 4 (c).
D. Square-Rooter Block
A one-input square rooter has an output with the negative or positive square root of an input voltage multiplied by a constant of a proper polarity, e.g. 
A more detailed description of the implementation is shown in Fig. 5 (b). The circuit will be stable if,after a perturbation, the output evolves towards the desired output value. &sume the input is fixed at T( = U'..To study the stability and the dynamics of the circuit, a parasitic capacitance CP at the output is again considered. Using the KCL at the output node results in the following nonlinear differential equation:
which can be rewritten as
v;+-KM . ..cegrating both sides of (14b) and solving for Vo(t ) (when (g~/K~)Us < O) yields ()
For ( gm/K~) Us >0 the solution yields an unbounded output. It is concluded that a stable square-rooter circuit is obtained when (g~/K~)~.
<0, i.e., K~~. >0.
Furthermore, the polarity of V. can be determined according to (15b) or (15c). Fig. 6 shows the conditions for stable operation of the square rooter.
E. Piecewise-Linear Function Generators
Diodes interconnected with OTA'S can simulate ideal diodes, hence allowing the creation of a piecewise-linear approximation to any desired nonlinear function. The ideal basic building blocks for a piecewise-linear function approximation are shown in Fig. 7 . High-frequency improve-
9.<0 with their gate and drain tied together. If a step type input-output characteristic is needed to implement discontinuities in the function approximation, the linear OTA of Fig. 7 can be substituted by an OTA comparator which ideally simulates a large g~and a saturation (outputl current of + lB1~s.
III. NONLINEAR FUNCTION SYNTHESES
We present two approaches for nonlinear function syntheses. The first approximation uses a polynomial approach, and the second approximation a piecewise-linear approach.
The first is a rational approximation that has the general form of a polynomial function or of a ratio of polynomials, i.e.,
where i is a positive integer number. In fact, the exponent i can be a fractional exponent of the form p/q, where p and q are negative or positive integers. Assume an element KRxP/q needs to be implemented. This is obtained as shown in Fig. 8(a) . The exponentiation blocks are of the type of Fig 4(c) . If a negative -p/q is needed, an additional divider is used as shown in Fig. 8(b) .
Next we discuss a piecewise-linear approximation synthesis approach. This approach consists of adding (transconductance) gain segments that have null contribution until a reference (threshold) voltage is reached. A simple but illustrative example is shown in Fig. 9 where a convex curve is approximated.
The breakpoints occur at V,l, V,2, and V,3. Note the continuing increase in magnitude of the slope as the input Ui increases, thus forming a convex curve. The approximation will improve as the number of segment lines increases.
Observe that by combining the basic building blocks of Fig. 7 , arbitrary functions with variable positive and negative slopes and breakpoints can be approximated.
Furthermore, the slopes and breakpoints are uoltage programmable, which gives an additional flexibility in the function approximation design problem. Note that if a resistive load simulated with an OTA is used, the slopes become ratios of transconductances which provides a very for V,l >% 
IV. EXPERIMENTAL RESULTS
Several test circuits containing OTA'S and transistors connected as diodes were fabricated using a 3-pm p-well CMOS process through (and thanks to) MOSIS. The linearized OTA used to synthesize the different nonlinear analog functions is reported elsewhere [3] . Its schematic is shown in Fig. 10 . The OTA has an area of 220x 700 pmz and consumes 10 mW for + 5-V supply voltages. In all the examples (unless otherwise indicated) the output current was measured across a 100-kQ load resistor. In stringent applications where minimum temperature dependence is required, the use of a resistiveload OTA is needed.
One example of an arbitrary function approximation containing negative and positive slopes is discussed in the next section. Details on the practical considerations of the OTA-based piecewise-linear circuits are given in the Appendix.
Nonlinearity multiplier error: fixed VI = 1 V and variable trian-. . gmar wave tor V2. 
A. Transconductance Multiplier
The structure used is as shown in Fig. 1 . The measured value of IKM I is 3.3 pA/V 2. The output current was measured across a 100-kL? load resistor. The large-signal characteristics of the multiplier are shown in Fig. 11 . VI was held constant (at 0.0, +0.25, +0.50, and~0.75 V), while the input V2 varied between + 1 V. The nonlinearity error is shown in Fig. 12 . For Vz, a triangular 2-V peakto-peak signal was applied, while keeping VI equal to 1 V. The output current produced a triangular voltage signal of 660-mV peak to peak. Subtracting this signal from an ideal triangular wave, the resulting peak-to-peak error signal was 17 mV, which yields a nonlinearity error of nearly 2 percent. (The ideal triangular wave is a scaled version of the input in such a way that the amplitude of the error signal is minimum.) Repeating the measurement but interchanging VI and Jj (VI is a triangular signal of 2-V peak to peak), the result obtained is shown in Fig. 13 . The peak-to-peak error signal of 23 mV corresponds to a 3.5-percent nonlinearity error. The asymmetry of the multiplier (see inputs in Fig. 1 ) yields this distortion difference when interchanging the inputs. Making VI = + 1 V and Va a 2-V peak-to-peak sinusoidal waveform of 1 kHz, the spectrum for the multiplier output shown in Fig. 14 was measured. Observe that only the second harmonic, 33 dB below the fundamental, is present. Fig. 15 shows the multiplier being used as a modulator where both input signals are sinusoidal.
B. Voltage Divider
The tested circuit has the structure shown in Fig. 2(b) with IK~l as before in Section IV-A and KM >0. The experimental result shown in Fig. 16 was obtained by switching VI between two symmetrical constant values (A 1 V) while varying V* (Vz < O). This result matches with the theoretical results of Fig. 3(a) .
C. Squarer
The squarer is obtained by simply making VI= V2 in the multiplier discussed in Section IV-A. In this particular case, KM is negative resulting in the inverted parabola shown in Fig. 17 . The input range was i-1 V.
D. Square Rooter
The basic architecture used is the one shown in Fig.  5(b) Fig. 18 where the lower trace signal is the the circuits of Fig. 7 that leads to a drastic improvement in input and the output is shown in the upper trace. their high-frequency performance is also presented.
E. Piecewise-Linear Approximation Non ideal Circuit Elements
The intended transfer characteristic is shown in Fig.  19 (a) and consists of three linear segments. The individual slopes due to each OTA are indicated in the lower part of Fig. 19(a) , and the composed resulting transfer characteristics are shown in the upper part of Fig. 19(a) . The actual OTA circuit implementation is shown in Fig. 19(b) , where an optional diode and voltage source have been added at the OTA (2 and 3) to improve the high-frequency performance of the circuit (see the Appendix for more details). Note that the slopes of the transfer characteristics can be easily modified by changing the OTA voltage-dependent transconductances.
The experimental results are shown in Fig. 19(c) . To show further flexibility, a chip test circuit was reprogrammed to implement a five-segment characteristic to convert a triangular to a sinusoidal waveform. The experimental characteristic is shown in Fig. 30(a) , and the input and output waveforms are shown in Fig. 20(b) . The measured THD, after optimally adjusting breakpoints and slopes, was 1.5 percent. The chip photomicrograph for these experimental results is shown in Fig. 21 .
V. CONCLUSIONS
The suitability of OTA'S as the main active element to obtain basic building blocks for the design of nonlinear networks was established. Methods to implement practical nonlinear circuits in a systematic design approach were developed. Two practical synthesis approaches were introduced. Observe that for both approaches, every time the output current is converted into a voltage by an OTA Simple equivalent circuits for an MOS OTA and for a diode-connected MOS transistor are shown in Fig. 22 . The OTA is characterized by its output impedance (output capacitance CO and output resistance R.) and input capacitance ( Ci ). The diode-connected MOS transistor, as shown in Fig. 22(b) , is modeled by a resistance R~in series with a voltage source Vf (threshold voltage of the MOS transistor) and an ideal diode, where~~is the peak current in the MOS diode. Fig. 22(c) shows the equivalent circuit of the OTA when used as a two-terminal resistive element to simulate a grounded load resistance [6] . The simplified analysis that follows assumes that the transconductance gõ f the OTA is frequency independent and neglects the parasitic capacitance of the MOS transistor.5 Also, effects due to OTA and diode resistance nonlinearities are not considered.
Low-Frequency Considerations
The low-frequency equivalent circuit of the OTA precision rectifier of Fig. 23(a) is shown in Fig. 23(b) . g~, and R., are the transconductance and the output resistance of an OTA used as a load. Parasitic capacitances have been neglected for this low-frequency analysis. Standard circuit 4In fact, taking into account the mobility degradation [14] , R~can be more accurately evaluated, i.e., RD = (20/pOCax) (L/ w) . 5In most practical cases the time constant R~C~associated with the MOS transistor is negligible compared with other time constants in the circuit. 
0=~" R~+RO, 'vi-g~2(R~+R0, ) " (18)
The factor RO,/(RD + RO1) in the first term of the right side of (18) represents an undesired attenuation. The second term in (18) represents an offset added to the output signal which, added to the offset of the OTA, limits the minimum amplitude of the signal that can be rectified. Assuming R~<<R., and R~1= R~,, an estimated value for the second term is~/A"2 where A~,= g~,RO, is the voltage gain of the OTA 2. Typical values~= 1 V and A"= 200 result in approximately 5 mV for this second term. This is also a typical value for the offset voltage of an MOS OTA.
To reduce (18) to the ideal case, i.e., grn,
consider the following practical design considerations for low-frequency applications. 1) Use OTA'S with high-voltage gain in order to minimize the offset term in (18) and design the OTA yielding the lowest possible offset voltage. Then limit the minimum input signal amplitude according to (18) . 
High -Frequency Analysis Considerations
The most important practical factor limiting the highfrequency operation of the circuit of Fig. 23 (see also Fig.  7) is the delay time t~required to discharge the output capacitance CO, from the negative peak voltage -V..-(which is charged during negative half-cycles) to the valuẽ required for the diode to start conducting. Assuming, for simplicity, that the current during the negative halfcycle is entirely supplied to CO, (with the current in RO considered negligible), the following relationship of the input signal~. =~. sin ut involving its frequency~and the del~y time tD can be derived from CO1(dVc-Jdt) = gW,~sin at ase:
where I 'Ax = g~fi is the peak output current. Fig. 24 illustrates the typical waveform that is observed in the precision rectifier circuit of Fig. 23 for high-frequency operation when tD becomes comparable to the period of 6An additional delay, not considered in the simplified analysis presented here but that can be observed in Fig. 24 , is the time taken for the output signal to reach the input signaf once the diode is conducting. 
I=
(and hence the power dissipation which is typical for high-frequency circuit performance) and/or design a "better OTA" with smaller CO,. but is limited to a minimum (maximum) value~1 (-?Q during negative (positive) half-cycles. At the beginning of the positive (negative) half-cycles, the diode D1 will be ready for conduction so that no delay due to charging or discharging of the output capacitance CO, takes place, hence tD = o.
Modification of the Basic Precision Rectijier Circuit to Improue High-Frequency Operation
The addition of the diode D2 and the bias V~allows a drastic improvement in the high-frequency performance of the circuit without excessively increasing the power consumption. Additional power dissipated still needs to be supplied by the battery V~which absorbs the output current of the OTA through D2 during the negative halfcycles, but this does not increase quiescent power dissipation.
The remaining high-frequency limitation of the improved circuits is related to the low-pass behavior of the rectifier. The circuit of Fig. 26 shows a high-frequency equivalent circuit of the OTA rectifier (assumed linear for 
'3 dB = CO, (l + gm2RD )+co,+ci, "
If the conditions given above are satisfied, and l/g~2 >> R~, then we can approximate a,
For typical values (CO, = CO,= 0.5 pF, Ci2 = 0.1 pF, g~= 30 pA/V), between 476 and 14 times higher than the maximum frequency attainable from the basic OTA rectifier. This corresponds to the limit set by the parameters of the OTA . .
networks, and modeling of analog integrated circuits.
